IN THE CLAIMS

Please amend the claims as follows:

1-11 (Cancelled)

12. (Currently Amended) A PLL frequency synthesizer comprising:

a voltage control oscillator [[of]] <u>for</u> changing an oscillation frequency, depending on a potential of an oscillation frequency control signal;

a frequency divider [[of]] <u>for</u> dividing an output signal from the voltage control oscillator with a predetermined frequency division ratio;

a phase comparator [[of]] <u>for</u> receiving an output signal from the frequency divider and an external reference signal, detecting a difference in phase between the output signal and the reference signal, and outputting a phase difference signal;

a charge pump circuit [[of]] <u>for</u> causing a constant current to flow in or out, depending on the phase difference signal from the phase comparator;

a loop filter [[of]] <u>for</u> filtering out a high frequency component of an output of the charge pump circuit, converting the current flowing into or out of the charge pump circuit into a voltage, and outputting the voltage as the oscillation frequency control signal; and

a linearization circuit [[of]] <u>for</u> controlling a gain of the charge pump circuit so as to compensate for nonlinearity of a loop gain of the PLL frequency synthesizer with respect to the oscillation frequency control signal,

wherein the linearization circuit has a plurality of transistors [[of]] <u>for</u> receiving the oscillation frequency control signal from the loop filter and changing flowing currents, depending on a potential of the oscillation frequency control signal, and

the gain of the charge pump circuit is continuously controlled, depending on a sum of the currents flowing through the plurality of transistors.

13. (Previously Presented) The PLL frequency synthesizer of claim 12, wherein the plurality of transistors of the linearization circuit have different threshold voltages from each other.

14. (Currently Amended) A PLL frequency synthesizer comprising:

a voltage control oscillator [[of]] <u>for</u> changing an oscillation frequency, depending on a potential of an oscillation frequency control signal;

a frequency divider [[of]] <u>for</u> dividing an output signal from the voltage control oscillator with a predetermined frequency division ratio;

a phase comparator [[of]] <u>for</u> receiving an output signal from the frequency divider and an external reference signal, detecting a difference in phase between the output signal and the reference signal, and outputting a phase difference signal;

a charge pump circuit [[of]] <u>for</u> causing a constant current to flow in or out, depending on the phase difference signal from the phase comparator;

a loop filter [[of]] <u>for</u> filtering out a high frequency component of an output of the charge pump circuit, converting the current flowing into or out of the charge pump circuit into a voltage, and outputting the voltage as the oscillation frequency control signal; and

a linearization circuit [[of]] <u>for</u> controlling a gain of the charge pump circuit so as to compensate for nonlinearity of a loop gain of the PLL frequency synthesizer with respect to the oscillation frequency control signal,

wherein the linearization circuit has a transistor [[of]] <u>for</u> receiving the oscillation frequency control signal from the loop filter and changing a flowing current, depending on a potential of the oscillation frequency control signal,

the linearization circuit has a bias voltage generating circuit [[of]] <u>for</u> generating a bias voltage,

a source voltage of the transistor of the linearization circuit is controlled to be the bias voltage of the bias voltage generating circuit is input to a source of the transistor of the linearization circuit, and the oscillation frequency control signal from the loop filter is input to a gate of the transistor of the linearization circuit, and

the gain of the charge pump circuit is continuously controlled, depending on a value of the current flowing through the transistor.

15. (Previously Presented) The PLL frequency synthesizer of claim 14, wherein the transistor of the linearization circuit is composed of a plurality of transistors, and

the gain of the charge pump circuit is continuously controlled, depending on a sum of currents flowing through the plurality of transistors.

16. (Previously Presented) The PLL frequency synthesizer of claim 15, wherein the bias voltage generating circuit generates a plurality of different bias voltages, and

the different bias voltages from the bias voltage generating circuit are input to respective sources of the plurality of transistors of the linearization circuit.

17. (Previously Presented) The PLL frequency synthesizer of claim 16, wherein the bias voltage generating circuit changes the plurality of generated bias voltages based on an externally input bias voltage setting signal.

REMARKS

I. Introduction

In response to the Office Action dated May 29, 2007, Applicants have amended claims 12 and 14 to more particularly point out and distinctly claim the subject matter of the invention. Care has been taken to avoid the introduction of new matter. In view of the foregoing amendments and the following remarks, Applicants submit that all pending claims are in condition for allowance.

As a preliminary matter, it is noted that on the "Office Action Summary", only claims 12 – 15 are listed as pending in the application. Additionally, the Examiner has only addressed claims 12 – 15 in the Detailed Action. **However, the pending application includes claims 12** – 17. Applicants respectfully request consideration of all pending claims in the next Office Action.

II. Claim Objections

The Examiner has objected to claims 12 and 14 as being awkwardly written. Applicants have amended these claims to more particularly describe the subject matter of the invention.

Accordingly, withdrawal of the objections to the claims is requested.

III. Claim Rejections Under 35 U.S.C. § 102

Claims 12 – 15 stand rejected under 35 U.S.C. § 102(b) as allegedly being anticipated by U.S. Patent No. 5,933,037 to Momtaz. Applicants traverse these rejections for at least the following reasons.

Claim 12 recites, among other things, a PLL frequency synthesizer comprising a linearization circuit for controlling a gain of the charge pump circuit so as to compensate for nonlinearity of a loop gain of the PLL frequency synthesizer with respect to the oscillator frequency control signal, wherein the linearization circuit has a plurality of transistors for receiving the oscillation frequency control signal from the loop filter and changing flowing